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Low Frequency Small Signal Equivalent Circuit
The output impedance of the cascode amplifier is computed by obtaining the output impedance of the common source stage ( or the source impedance of the common gate stage) first. That is, The result is obtained by dividing the numerator and denominator by Y S a . The output impedance of the cascode is the output impedance of the common gate stage.
That is, the output impedance is equal to the output impedance, r ds1 , of the first stage (common source) magnified by the gain, g m2 r ds2 , of the second stage (common gate ). The effective load is the parallel combination of output impedance of the cascode amplifier and the load.
The overall gain is approximately equal to :
Although the output impedance has been magnified but the effective load impedance is determined by smaller impedance. That is, r ds3 .
The overall gain of the cascode amplifier can be increased if we can increased r ds3 . This can be achieved by adding a cascode at the load. This is shown in Figure 3 . Figure 4 shows its low frequency small signal equivalent circuit and its two-port representations and port variables assignment. There are three two-port networks. The Y-parameter matrices are derived as follows:
The current equation of network a is: 
The corresponding Y-parameter matrix is:
The current equation of network c is:
The output impedance of network b has been obtained earlier it is,
The output impedance of network c is computed as follows: 
Figure 4. Cascode amplifier with cascode load low frequency small signal equivalent circuit. 
High Frequency Small Signal Equivalent Circuit
The input capacitance C gs1 is assummed to be part of the input voltage source. C gs1 is shorted out by the input voltage source, it does not affect the circuit operation, hence can be ignored or deleted.. C 3 is assummed to be part of the load. The current of the first stage (network a) is given by: The corresponding Y-parameter matrix is:
The current equation of network b is:
The corresponding Y-parameter matrix is :
The voltage gain of network b is:
The input impedance of network b or load of network a is:
The voltage gain of network a is: 3  ds3  ds2  mb2  m2  3  ds3  ds2  2  1  ds1   ds2  mb2  m2  1  m1   3  ds3  ds2  mb2  m2  3  ds3  ds2  2  1  ds1   3  ds3  ds2  1  m1   3  ds3  ds2   ds2  mb2 
Note that the poles are associated with the inverse product of the resistance and capacitance of a node to ground. p 1 is associated with node D2 to ground, and p 2 is associated with D1 (or S2) to ground. The cascode amplifier also has a zero at the right half plane given by:
Cascode Amplifier Experiments

Cascode Amplifier with Simple Current Load
The biasing voltages will be determined by ignoring the effect of the bulk voltage on M2. Using the biasing principle discussed in the current sink/source section. The biasing requirement from Figure 1 
The output voltage dynamic range with the above biasing is:
The effect of bulk bias on M2 on the output voltage will be considered next. The actual minimum output voltage will be determined. The threshold voltage of M2 is no longer equal to V T0 , due to the present of the bulk bias. TN2   TN2   TN2  G2  T0  TN2   TN2  G2  DS1   DS1  TN0  BS2  TN0  TN2   DS1 The bulk bias increases the output voltage dynamic range. Using the above biasing voltages, Pspice simulation is conducted to obtain the DC transfer characteristic curve. The Pspice netlist below is used to obtain the DC transfer characteristic. *PSpice file for NMOS Common Gate Amplifier with *PMOS Current Load *Filename="Lab3.cir" VIN 1 0 DC 2.5212VOLT AC 1V VDD 3 0 DC 7.5VOLT VSS 4 0 DC 0VOLT VG2 6 0 DC 5VOLT VG3 7 0 DC 5VOLT M1 5 1 4 4 MN W=9.6U L=5.4U M2 2 6 5 4 MN W=9.6U L=5.4U M3 2 7 3 3 MP W=25.8U L=5.4U
.MODEL MN NMOS VTO=1 KP=40U + GAMMA=1.0 LAMBDA=0.02 PHI=0.6 + TOX=0.05U LD=0.5U CJ=5E-4 CJSW=10E-10 + U0=550 MJ=0.5 MJSW=0.5 CGSO=0.4E-9 CGDO=0.4E-9 .MODEL MP PMOS VTO=-1 KP=15U + GAMMA=0.6 LAMBDA=0.02 PHI=0.6 + TOX=0.05U LD=0.5U CJ=5E-4 CJSW=10E-10 + U0=200 MJ=0.5 MJSW=0.5 CGSO=0.4E-9 CGDO=0.4E-9 *Analysis .DC VIN 0 7.5 0.05 .TF V(2) VIN .AC DEC 100 1HZ 10GHZ .PROBE .END
The exact V bias is determined by locating a point in the DC transfer characteristic curve with the highest slope. The AC small signal characteristic and operating node voltages are then obtained at this operating point. The Pspice node voltages at the operating point is given below: NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE ( 1) 2.5212 ( 2) 4.6987 ( 3) 7.5000 ( 4) 0.0000 ( 5) 1.7410 ( 6) 5.0000 ( 7) 5.0000
The voltage at node 5 is 1.7410 which is reasonably closed to the calculated value of V DS1(min) =1.75. If we ignore the bulk bias of M2 the calculated value is :
The DC transfer characteristic curve is given below: 
Cascode Amplifier High Frequency Model Experiments
The parasitic capacitances will be determined to check the theory against Pspice simulation results. The capacitances are determined at the operating point. The reverse bulk bias are first calculated at the quiescent operating point. The MATLAB program is invoked to obtain the parasitic capacitances. The discrepancy occurs because the non-dominant pole p 2 =4.898E9 occurs before the gain bandwith product w GBW =9.38E9. The gain bandwidth calculation assume that the slope of -20db/dec is maintain before intersecting the zero db line. With p 2 occuring before w GBW means that the slope becomes -40db/dec, causing it to intersect the zero db gain line sooner. If one extend the -20db/dec line in the Pspice simulation, this line will intersect the zero db gain axis at:
If the phase margin is determined at 1.53G, the result is 16.744° which is closer to the theretical calculation of 12.19°. That is, the theretical calculation will be in error if the non-dominant pole p 2 occurs before w GBW .
The PM of 33.84 is rather low. For stability a PM of at least 60 is desirable. Looking at the PM calculation, one can increase the PM by decreasing w GBW . Increasing the value of capacitor C 3 will decrease w GBW while maintaining the value of p 2 . C 3 is a function of the load capacitance C L . One can compute the value of C L needed to achieve the desired PM. To illustrate this we will compute the value of C L for a PM=80.
First compute w GBW to achieve PM=80. 
The value of load capacitance is then calculated to achieve w GBW . 
Cascode Amplifier With Cascode Current Load Experiments
The derivation of the biasing circuit is shown in Figure 7 . The complete circuit is shown in Figure 8 . .MODEL NMOS1 NMOS VTO=1 KP=40U + GAMMA=1.0 LAMBDA=0.02 PHI=0.6 + TOX=0.05U LD=0.5U CJ=5E-4 CJSW=10E-10 + U0=550 MJ=0.5 MJSW=0.5 CGSO=0.4E-9 CGDO=0.4E-9 .MODEL PMOS1 PMOS VTO=-1 KP=15U + GAMMA=0.6 LAMBDA=0.02 PHI=0.6 + TOX=0.05U LD=0.5U CJ=5E-4 CJSW=10E-10 + U0=200 MJ=0.5 MJSW=0.5 CGSO=0.4E-9 CGDO=0.4E-9 M1 5 1 4 4 NMOS1 W={Wn} L={Ln} M2 2 7 5 4 NMOS1 W={Wn} L={Ln} M3 2 8 6 3 PMOS1 W={Wp} L={Lp} M4 6 9 3 3 PMOS1 W={Wp} L={Lp} *Biasing circuit MBN1 10 10 4 4 NMOS1 W={Wn} L={Ln} MBN2 7 7 10 4 NMOS1 W={Wn} L={Ln} IBP 8 4 354UA MBP1 8 8 9 3 PMOS1 W={Wp} L={Lp} MBP2 9 9 3 3 PMOS1 W={Wp} L={Lp} MBP3 7 8 11 3 PMOS1 W={Wp} L={Lp} MBP4 11 9 3 3 PMOS1 W={Wp} L={Lp} .MODEL NMOS1 NMOS VTO=1 KP=40U + GAMMA=1.0 LAMBDA=0.02 PHI=0.6 + TOX=0.05U LD=0.5U CJ=5E-4 CJSW=10E-10 + U0=550 MJ=0.5 MJSW=0.5 CGSO=0.4E-9 CGDO=0.4E-9 .MODEL PMOS1 PMOS VTO=-1 KP=15U + GAMMA=0.6 LAMBDA=0.02 PHI=0.6 + TOX=0.05U LD=0.5U CJ=5E-4 CJSW=10E-10 + U0=200 MJ=0.5 MJSW=0.5 CGSO=0.4E-9 CGDO=0.4E-9 *Analysis .DC VIN -2.5 7.5 0. The circuit is simulated with VDD=5V to show that the resulting the cascode does not yield the desired gain and output impedance. Replace the VDD line in the netlist to:
